by on May.05, 2008, under Matt's Projects
A very simple interlock board that prevents resist empty signals while a wafer is processing in the coat module. This board was designed to prevent scrap on a poorly setup TEL ACT8 with Cybor pumps.
You must be logged in to post a comment.
If you need a user/pass, shoot me an email via the contact us page and I will set you up with an account.